ABSTRACT A chopper-stabilized amplifier for bio-potential signal acquisition applications is presented. The proposed design includes an AC-coupled chopper-stabilized amplifier to reduce the 1/f noise and a tunable MOS-capacitor and a tunable pseudo-resistor to control the bandwidth. It employs a positive feedback input impedance boosting loop (IBL) to increase the input impedance and common-mode rejection ratio (CMRR). The proposed amplifier is designed and fabricated using a Magnachip/SK Hynix 0.18 µm 1 poly-6 metal CMOS process and tested with a DC supply voltage of 1.5 V (V DD of 0.75 V and V SS of −0.75 V). The proposed amplifier achieves a midband gain of 47.6 dB, a CMRR of 105.6 dB, and an input-referred noise power spectral density (PSD) of 120 nV/ √ Hz at 100 Hz with a total power dissipation of 855 nW. The noise-efficiency-factor (NEF) of the proposed amplifier is 2.91. The low-pass corner frequency can be tuned from 200 to 500 Hz. The chip area of the proposed amplifier is 0.065 mm 2 .
I. INTRODUCTION
Recently, human machine interface (HMI) technology has attracted much attention in healthcare applications for medical diagnosis of diseases, including epilepsy, Parkinson's disease, and other chronic diseases. Thanks to advances in wireless sensors and implantable neural recording systems, sustainable monitoring of patient's bio-potential signals is possible [1] . In order to collect accurate bio-potential signals without signal loss and noise interference in HMI applications, it is necessary to develop a multi-channel neural recording system, which is able to monitor numerous bio-potential signals simultaneously from a large scaled microelectrode array. One of the most challenging parts in the design of a neural recording system is the neural signal amplifier. The common bio-potential signals in the electroencephalogram (EEG), electrocardiogram (ECG), and electromyogram (EMG), are shown in Fig. 1 [2] . These signals have a small signal amplitude and different frequency ranges. Since these bio-potential signals exist in a low frequency regime, the quality of the amplified bio-potential signals suffer from degradation due to 1/f noise from the The associate editor coordinating the review of this manuscript and approving it for publication was Ludovico Minati. neural signal amplifier; hence, reduction in 1/f noise is critical for designing a neural signal amplifier. Circuit techniques such as chopper stabilization (CHS) and auto-zeroing (AZ) can be used to reduce the effect of 1/f noise [3] . In the AZ technique, which is based on a sampled-data method, undersampled wideband noise is folded into the baseband, which degrades the noise performance. On the other hand, the CHS technique is based on modulation and thus has a better 1/f noise performance [3] .
Various types of neural signal amplifiers for bio-potential measurements have been reported [4] - [9] . The capacitivecoupled chopper stabilized amplifiers reported in [5] and [6] performed well with low input referred noise and high power efficiency. However, their input impedance at a typical chopping frequency was limited to a few mega ohms due to the low switched-capacitor impedance of the input chopper and capacitors [5] . While the problem of the low input impedance can be solved by moving the chopper located at the input of the amplifier into the feedback network, this approach suffered from degradation of the common-mode rejection ratio (CMRR) [6] . The neural signal amplifiers reported in [7] - [9] had a tunable bandwidth because bio-potential signals were usually band-limited, and thus it was beneficial to have bandwidth selectivity. The neural signal amplifiers reported in [7] and [8] changed the low-pass corner frequency by adjusting the corner frequency of a tunable filter or the bandwidth of the amplifier. However, they required a complicated current tuning structure, which resulted in an increased die area and power dissipation. A switching load capacitor method to change the low-pass corner frequency of the neural signal amplifier was reported in [9] , and it also required a significant die area.
This paper describes a capacitive-coupled amplifier for acquisition of EEG and ECG signals. The amplifier utilizes the chopper stabilization technique to improve low-frequency noise performance. The chip contains a tunable series compensated MOS-capacitor to control the low-pass corner frequency and a tunable pseudo-resistor to control the highpass corner frequency. The MOS-capacitor offers a larger capacitance per unit area compared with MIM capacitors, which results in chip area saving. The MIM capacitors can produce discrete capacitance values only with an extra circuitry and thus can offer discrete bandwidth control with increased area and power dissipation. On the other hand, the MOS-capacitor is inherently a tunable capacitor itself and thus it can offer continuous capacitance values and bandwidth control. Implementation of a tunable capacitor with the MOS-capacitor offers small area, lower power dissipation, and continuous bandwidth control and is thus advantageous for use in neural signal amplifiers for many applications including implantable neural recording systems. It employs a positive feedback input impedance boosting loop (IBL) to increase the input impedance and CMRR.
II. ARCHITECTURE OF AMPLIFIER DESIGN
A. OVERALL CIRCUIT DESIGN Fig. 2 shows a block diagram of the proposed neural signal amplifier. The proposed design has a core amplifier (G m1 ), an AC-coupled input, a chopper modulation, a tunable MOS-capacitor, and an IBL. G m1 is a folded cascode amplifier with a 500 nA bias current, because the target specification of the amplifier power consumption is less than 1 µW. The AC-coupling input structure reduces the effect of the electrode offset voltage to avoid saturation of the amplifier. It also has other advantages, including rail-to-rail sensing ability, high gain accuracy, and DC offset cancellation. The input capacitor C 1 is 12 pF and the feedback capacitor C fb is 50 fF. The ratio of C 1 and C fb determines the midband gain A M of the amplifier, which is approximately 240 (47 dB). The high-pass corner frequency is determined by the MOS-bipolar pseudo-resistor R fb , which is formed by M a -M d in combination with C fb , which is given by 1/ (2πR fb C fb ). The value of R fb is determined by V r , which is set to a fixed value V SS . Compared to a conventional polysilicon resistor, the MOS-bipolar pseudo-resistor element can achieve an extremely large resistance value though it occupies a small area [4] .
Chopper modulation is used in the input and output stage to reduce low frequency noise. The target noise voltage spectral density was 100 nV/ √ Hz. The chopper modulation is operated with a chopping frequency f ch of 2 kHz, which is quadruple the maximum bandwidth of an amplifier. Too much of an increase in f ch involves excess charge injection, which is a major source of the residual offset [3] . All the chopper modulators used in the proposed amplifier were implemented using transmission gate switches.
The input chopper modulator is placed at the virtual ground to solve the input impedance reduction problem. However, this structure suffers from CMRR degradation [6] . To solve the CMRR degradation problem an IBL is used. The IBL increases the input impedance [10] of the amplifier and thus minimizes the effect of the impedance mismatch originating from the electrodes attached to a human body on a CMRR reduction [11] . The IBL consists of a capacitor C IBL and an inverting amplifier and offers a higher input impedance compared with that of the IBL with a capacitor only. C IBL is 50 fF, which yields a simulated input impedance value of 300 M without causing circuit instability according to simulations. An input impedance higher than 100 M and a CMRR higher than 100 dB are necessary to reduce the influence of interferences [12] .
The bandwidth of the amplifier is set approximately at g m /(A M C BW ), where g m and C BW are the transconductance of the operational transconductance amplifier (OTA) and the tunable capacitance, respectively. The low-pass corner frequency can be changed by controlling the tunable capacitor, which is implemented using two series compensated MOS-transistor pairs for power saving and area efficiency. Since the frequency ranges of EEG and ECG signals are approximately 200 and 500 Hz, respectively, the bandwidth of the amplifier was designed to be tunable between 200 and 500 Hz [2] . Fig. 3 shows the series compensated tunable MOS-capacitor C BW operated in a depletion mode [13] . The two transistors M R1 and M R2 are connected in series and M R3 is used to bias the body of M R1 and M R2 at V tune and to prevent the charge accumulation. M R1 and M R2 have an identical area and a W/L ratio of 50/30 and M R3 has a W/L ratio of 2/10. To avoid parasitic capacitance, the area of the M R3 is smaller than M R1 and M R2 . A series compensation method is used to reduce the nonlinearity of the depletion-mode MOS capacitor. Drain and source nodes of M R1 and M R2 are shorted and biased at V SS (−0.75 V). The total capacitance, C BW , of the series compensated tunable MOS-capacitor is identical to the series connection of gate-to-bulk capacitances C GB1 and C GB2 , which is
B. SERIES COMPENSATED MOS-CAPACITOR
where A BW is the gate area of the transistors. The inverse of C GB in the depletion region is given by [14] 1
where C ox is the gate-oxide capacitance per unit area, V FB is the flat band voltage, and V GB refers to the gate-to-bulk voltage. The drain-source voltage V DS is assumed to be zero since both the drain and the source have the same voltage potential. Substituting (2) into (1), the capacitance of the series compensated MOS capacitor in depletion is
For V AB = 0 V, both C GB1 and C GB2 are equal and then C BW can be simplified as
The capacitance value can be adjusted by changing the substrate bias tuning voltage V tune . Fig. 4 shows the measurement result of the voltage-dependent capacitance C BW as a function of V tune for V AB = 0 V, which shows that the low-pass corner frequency of the amplifier can be changed for biopotential signals with different bandwidths. C BW can be controlled from 10 pF to 40 pF by changing V tune from 0.01 V to 0.5 V, respectively. The tuning range of the low-pass corner frequency is from 200 Hz to 500 Hz. The voltage-dependent capacitance C BW is almost constant for a wide range of V AB due to the series nonlinearity compensation [13] .
C. CORE AMPLIFIER DESIGN Fig. 5 shows a schematic of the core amplifier. It is composed of a fully differential gain-boosted folded-cascode amplifier with two chopper switches. The gain boosting is used to increase the gain and output impedance of the amplifier. The increased output impedance will further increase the CMRR. A folded cascode amplifier offers a good compromise between output swing, noise, and power consumption [15] . The channel current is scaled differently VOLUME 7, 2019 FIGURE 5. Schematic of the fully differential gain-boosted folded-cascode amplifier.
for each branch to improve noise performance and to save power. Using the noise analysis, the input-referred thermal noise and flicker noise of this circuit, assuming it is completely balanced, can be described approximately as
where f is the signal frequency, µ is the effective mobility, g mi , r oi , W i , L i , I Di , and K Fi are the transconductance, output resistance, channel width, drain current, and process-dependent flicker noise coefficient of MOSFET M i , respectively. From (6), it is clear that large transconductance The commonmode feedback is implemented using two pseudo-resistors, M x and M y. They have a large resistance and thus draw very little current and therefore do not affect the bias current in the folded branch current [15] .
III. MEASUREMENT RESULTS
The proposed design was realized using the Magnachip/SK Hynix foundry 0.18 µm 1 poly-6 metal CMOS process. A photograph of the fabricated chip and the circuit layout are shown in Fig. 6 . The total chip area, including the input capacitor, OTA, and MOS capacitor, is approximately 0.065 mm 2 . The total power consumption of the amplifier is 855 nW with a power supply voltage of 1.5 V. Fig. 7 shows the measured voltage gain of the amplifier as a function of frequency. The high-pass corner frequency is determined by V r and can be tuned from 400 mHz to 900 mHz. The low-pass corner frequency can be tuned from 200 Hz to 500 Hz by changing the capacitance value of C BW using V tune . The value of C BW is controlled from 10 pF to 40 pF by adjusting V tune from 0.01 V to 0.5 V, respectively. The midband gain of the circuit was measured to be 47.6 dB. Fig. 8 shows the measured CMRR of the amplifier. The measurement result of the CMRR at midband is 105.6 dB. Fig. 9 presents the measured input-referred noise voltage spectrum with and without chopper stabilization measured using the Agilent dynamic signal analyzer 35670A. The input-referred noise voltage spectrum was obtained by dividing the output noise spectrum by the midband gain of the amplifier. Measurement results clearly show that the low-frequency noise is substantially reduced using the chopper modulation. The spectrum also shows the peaks at high frequencies associated with the chopping frequency (f ch = 2 kHz), which represents the output ripple originating from chopper modulation of amplifier offset. The low frequency noise of the amplifier is dominated by 1/f noise. The input-referred noise voltage The noise-efficiency-factor (NEF) of the proposed amplifier is estimated to be 2.91 [18] .
The measured total harmonic distortion (THD) of the proposed amplifier remains below 1% for an input sinusoidal signal amplitude (peak-to-peak) smaller than 5 mV within the bandwidth (200 Hz-500 Hz) of the amplifier. Fig. 10 presents the measured spectrum of the output signal for a sinusoidal input signal with a peak-to-peak amplitude of 5 mV and a frequency of 200 Hz, which shows that HD2 (second harmonic distortion) is −43 dB. The dynamic range at 1% THD is estimated to be 66.5 dB, since the maximum and minimum output voltages are 1.2 V and 570 µV, respectively. The harmonics shown in 180 and 300 Hz are attributed to the 60 Hz power line noise. Fig. 11 shows the measured input impedance of the proposed amplifier with the IBL. The measurement result shows that the input impedance is 250 M at 1 Hz. An EEG signal was measured to demonstrate the functionality of the fabricated amplifier and is shown in Fig. 12 . The EEG signal is measured with in vitro measurement using a prerecorded human neural recording. The performance of the proposed neural amplifier is summarized in Table 1 , which shows a comparison with other state-of-the-art neural amplifiers.
IV. CONCLUSION
In this study, a sub-microwatt low-noise fully integrated neural amplifier for acquisition of EEG signals was implemented in a 0.18 µm 1 poly-6 metal CMOS process. The proposed amplifier included an AC-coupled chopperstabilized amplifier with a tunable MOS-capacitor, a tunable pseudo-resistor, and an IBL. The tunable bandwidth was achieved using a voltage controlled MOS capacitor and a pseudo-resistor to cope with a wide variety of neural signals. For low frequency noise reduction, we used chopper stabilization and achieved an integrated input noise of 2.37 µV within the system bandwidth. An IBL was used to avoid CMRR degradation, and a CMRR of 105.6 dB was achieved. The total power consumption was 855 nW with a power supply voltage of 1.5 V. The chip area of the proposed amplifier was 0.065 mm 2 . The proposed neural amplifier with a tunable bandwidth and low power consumption showed a potential for use in bio-potential signal measurement for neural recording systems. From 1986 to 1990, he was a Graduate Research Assistant with the Center for Telecommunications Research, where he pioneered the high-performance GaAs/AlGaAs 2-D electron gas (2DEG) charge coupled device research for microwave and infrared-imaging applications. From 1990 to 1994, he was with the Electronics Science and Technology Division, Bellcore, where he was primarily involved in the development of microwave transistors, including GaInP/GaAs, InAlAs/InGaAs, InP/InGaAs HBTs, and their application to monolithic microwave integrated circuits (MMICs). In 1994, he joined the Gwangju Institute of Science and Technology (GIST), Gwangju, South Korea, where he is currently a Professor with the School of Electrical Engineering and Computer Science. His current research interests include low-power and high-speed devices and circuits, millimeter-wave over fiber (MMoF) communication systems, and distributed sensor networks. VOLUME 7, 2019 
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